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ABSTRACT
With emerging storage-class memory (SCM) nearing commercial-
ization, there is evidence that it will deliver the much-anticipated
high density and access latencies within only a few factors of DRAM.
Nevertheless, the latency-sensitive nature of memory-resident ser-
vices makes seamless integration of SCM in servers questionable.
In this paper, we ask the question of how best to introduce SCM
for such servers to improve overall performance/cost over existing
DRAM-only architectures. We first show that even with the most
optimistic latency projections for SCM, the higher memory access
latency results in prohibitive performance degradation. However,
we find that deployment of a modestly sized high-bandwidth 3D
stacked DRAM cache makes the performance of an SCM-mostly
memory system competitive. The high degree of spatial locality that
memory-resident services exhibit not only simplifies the DRAM
cache’s design as page-based, but also enables the amortization
of increased SCM access latencies and the mitigation of SCM’s
read/write latency disparity.
We identify the set of memory hierarchy design parameters that
plays a key role in the performance and cost of a memory system
combining an SCM technology and a 3D stacked DRAM cache. We
then introduce a methodology to drive provisioning for each of
these design parameters under a target performance/cost goal. Fi-
nally, we use our methodology to derive concrete results for specific
SCM technologies. With PCM as a case study, we show that a two
bits/cell technology hits the performance/cost sweet spot, reducing
the memory subsystem cost by 40% while keeping performance
within 3% of the best performing DRAM-only system, whereas
single-level and triple-level cell organizations are impractical for
use as memory replacements.
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1 INTRODUCTION
For almost 50 years, DRAM has served as the universal standard
for memory in mainframes, laptops, and datacenters. Particularly
in the datacenter, we are entering a new age where memory will no
longer exclusively be comprised of DRAM. Although the interactive
nature of online services will continue to dictate that hot data must
be kept DRAM resident, capacity and cost limitations have begun to
pressure datacenter operators to investigate emerging technologies
to replace it. Future servers will undoubtedly retain some DRAM
for performance, while shifting to denser main memories to hold
vast datasets.
As in-memory datasets have continued growing exponentially [2,
41], memory architects have been unable to provide products with
sufficient capacity, obstructed by fundamental limitations on chan-
nels per packaged IC as well as intra-channel signal integrity. With
the pressure squarely on DRAM manufacturers to deliver DIMMs
with ever-increasing capacities, memory has begun to form a signifi-
cant fraction of server acquisition cost1, as high density components
command higher margins and therefore prices. The synthesis of
these two trends has led to a concerted effort to provision memory
systems with reduced cost per bit, markedly reducing expenditure
for large volume deployments.
Emerging storage-class memory (SCM) technologies are a prime
candidate to serve as the next generation of main memory, as they
boast approximately an order of magnitude greater density than
1With a commodity Xeon E5-2660 v4 CPU and 256GB of DRAM, thememory represents
up to 40% of the server’s total acquisition cost [19, 51].
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DRAM at a lower cost per bit [31, 64, 78, 90]. These traits come
at the price of elevated access latency compared to DRAM, creat-
ing new challenges for systems designers as memory latency is a
critical factor in datacenter application performance [39]. Given
that typical SCM latencies are 4–100× greater than DRAM [69, 77],
and that SCM devices often have write latencies 2–10× longer than
reads, naïvely and completely replacing DRAM with SCM is an
unacceptable compromise for datacenter operators.
In addition to the self-evident latency problem, SCM devices
come in many flavors, with an inverse relationship between latency
and density—typically, denser devices are cheaper but slower. Ide-
ally, one would like to use the cheapest, highest capacity devices,
but their latencies will degrade application performance the most.
In this paper, we identify an opportunity to drastically increase
server memory capacity at lower acquisition cost with the use of
denser SCM, judiciously retaining a small amount of DRAM for
performance reasons.
To realize that opportunity, we replace conventional DRAM
with a two-tier hierarchy, combining high-density SCM with a
modestly sized 3D stacked DRAM cache; the former component
offers cheap capacity and reduced cost, while the latter preserves
the low latency and high bandwidth required to ensure interactivity
for online services. The structure of our hierarchy is informed by
the insight that SCM’s longer access latencies can be amortized
with large transfers (e.g., reading or writing KBs of data); therefore
we show that the stacked DRAM cache is best organized with page-
size blocks whose sizes match with the SCM’s row buffers. Using a
3D stacked DRAM cache aggregates the application’s fine-grained
accesses while a block is cache-resident, creating bulk transfers to
and from the SCM and therefore amortizing its latency. Figure 1a is
a block diagram of our proposed SCM hierarchy. We show that by
carefully provisioning both levels, datacenter operators can reduce
the cost of memory by 40%, while maintaining performance within
3% of the best performing DRAM-only system.
The plurality of available SCM and 3D stacked DRAM devices
complicates designing such a memory hierarchy. System designers
will be faced with choices pertaining to SCM latency, capacity,
memory technology, and form factor; on the 3D stacked DRAM
cache side, its high design and integration costs [17] diminish the
returns in cost/bit attained by replacing DRAMwith SCM, requiring
its parameters (e.g., capacity and block size) to be judiciously chosen.
Hence, the design space for two-level hierarchies is vast, spanning
large performance and cost ranges.
To guide architects through this design space, we devise an
exploration methodology for any DIMM-packaged SCM technology.
Our methodology operates as follows: based on our insight that
SCM latencies can be amortized with bulk transfers, we identify
the key design parameter for any SCM device as its row buffer
size, which sets the upper bound on the transfer size to/from the
data array. For that given row buffer size, we bound the maximum
acceptable SCM read and write latencies (implicitly the minimum
SCM device cost), that preserve application performance. We
frame these three parameters as a volume, where all SCM devices
within the volume are acceptable choices (an example is shown in
Figure 1b). Ourmethodology helps designers pinpoint themost cost-
effective hierarchies that still meet application performance targets.
DRAM 
cache
CPU
Storage-Class Memory
Fine-grain
data accesses
Bulk 
data accesses
Design 
space
SCM row buffer size &
DRAM cache block size
Read latency
Write latency
(a) (b)
Figure 1: SCM hierarchy and design space exploration
methodology.
To summarize, our main contributions are the following:
• Analyzing emerging DIMM-packaged SCM devices, and conclu-
sively showing that even the fastest among them cannot directly
replace DRAM due to their access latencies.
• Proposing an SCM-based memory hierarchy whose performance
is within 10% of the best DRAM-only system. The hierarchy
consists of SCM main memory and a modestly sized DRAM
cache. The DRAM cache amortizes the SCM’s elevated latency by
aggregating many fine-grained accesses into large bulk transfers;
furthermore, we show that the DRAM cache must be 3D stacked
to cope with high bandwidth demands of today’s servers.
• Identifying the set of key design parameters for hybrid SCM-
DRAM hierarchies, then devising a methodology to prune the
vast design space and identify SCM device configurations that
offer the highest density, while maintaining performance within
10% of the best DRAM-only system. Interestingly, we find that
the right combination of SCM row buffer and DRAM cache siz-
ing obviates all performance concerns related to the read/write
latency disparity inherent in SCM technologies.
• Conducting a case study on emerging phase-change memory
(PCM) devices, and demonstrating that 2-bit cell organizations
(MLC) represent the only cost-effective choice, while both 1-
bit and 3-bit cells fail to improve the server’s performance/cost
ratio. MLC-based memory hierarchies are up to 1.8× more cost-
effective than their DRAM-based counterparts and deliver com-
parable performance.
The rest of the paper is organized as follows: First, we describe
emerging SCM technologies in §2 and motivate our insight to amor-
tize SCM latency with bulk transfers. We then analyze server work-
loads in §3 to show that naïvely replacing SCM with DRAM is
impractical without the use of a 3D stacked page-based DRAM
cache, and identify the cache’s critical parameters. As said cache
inflates the system’s cost, we introduce a design space exploration
methodology in §4 to drive the search for the most cost-effective
system. Based on our evaluation methodology presented in §5, we
provide sample parameters for the SCM design space for servers,
and perform a case study with emerging phase-change memory
in §6. We discuss additional relevant aspects of hybrid memory
hierarchy design in §7 and related work in §8. Finally, §9 concludes.
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Figure 2: Temporally batched bursts amortize activation
cost. act: activation, B: burst,WR: write restoration.
(a) DRAM, (b) SCM, (c) SCM with batched bursts.
2 SCM BACKGROUND
Storage-class memory (SCM) is a term that encapsulates a class of
emerging and much-anticipated technologies that are expected to
penetrate the computing market in the following decade [31, 44,
64]. Being slower and denser than DRAM, but faster than Flash
while retaining persistence, it cannot be strictly classified as either
memory or storage but has characteristics of both. While the first
SCM products were marketed as faster block-based storage devices,
memory vendors have recently launched SCMs intended for drop-in
compatibility with commodity DRAM infrastructure; these SCMs
are packaged in a dual in-line memory module (DIMM) form factor
and use the conventional DDR interface [78]. Products of the latter
flavor will be disruptive for modern servers, as their increased
densities will translate into a commensurate reduction in memory
provisioning cost.
Although designing SCM DIMMs for compatibility by using the
DDR interface will potentially accelerate their adoption, it also
introduces performance effects due to the fundamental differences
in the underlying DRAM and SCM. More specifically, the DDR
interface specifies that the 64-bit wide channel is driven from a
fast SRAM-based row buffer, which stores the most recently used
row opened from the data array. Every access to the row buffer is
referred to as a burst, where the requested word (64 bits) is selected
from the row buffer and driven across the interface, which operates
at a faster clock rate than the backing arrays. Accessing an address
that is not currently present in the row buffer (i.e., a row buffer miss)
means that the existing row must be closed, and the proper row
read into the buffer, which is referred to as an activation. Existing
data that is dirty must be written back to the data array prior to
opening the new row, in a process that is called write restoration.
Maintaining the same DDR interface and simply swapping the
DRAM data array for SCM results in a severe disparity between the
channel’s speed and the data array’s access latency: every row buffer
miss now incurs between 4–100× the latency of DRAM [69, 77]
to read the SCM data array. Given this elevated disparity between
the row buffer and data arrays, the bandwidth of modern SCM
devices depends heavily on the fraction of accesses that hit in the
row buffer.
Figure 2 graphically demonstrates this behavior, using an exam-
ple of three write accesses either hitting or missing the same open
row buffer. We use writes because clean rows do not incur write
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Figure 3: AMAT as a function of transfer size (DRAM/SCM
row activation time = 14ns/60ns).
restorations in persistent memory. In Figure 2a and Figure 2b, we
show the increase in total access latency that results from replacing
the DRAM array with SCM. Although the burst time remains the
same (due to the standardized DDR interface), SCM’s increased
activation and write restoration latencies now dominate the overall
latency of the three write accesses. Figure 2c shows how the activa-
tion and restoration costs can be amortized when the three writes
all hit in the open row, and then are written back together.
Motivated by the performance premium SCM DIMMs place on
row buffer hits, we conduct an experiment to compare the aver-
age memory access time (AMAT) of a representative DRAM- and
SCM-based DDR4-2666 DIMM with 8KB row buffers, varying the
size of each memory request. Larger requests serve as a proxy for
access patterns that incur more hits in each opened row. We define
AMAT as the average transfer latency of a cache block (64B) from
memory to the CPU’s last-level cache and model an SCM array with
4× the read latency of DRAM [50] and 2.5× read/write disparity.
Methodology details can be found in §5.
Figure 3 shows the results of this experiment. The DRAM’s la-
tency quickly becomes bound by the channel’s speed, as the 14ns
activation time is amortized with approximately 1KB of data trans-
fer. In contrast, the SCM requires far larger requests to approach
the DRAM’s AMAT, because of its significantly higher activation
time of 60ns. We therefore conclude that directly replacing DRAM
with SCM, using the same DDR interface, places the memory sys-
tem’s performance entirely at the mercy of the applications’ access
patterns, and whether or not they expose enough row buffer local-
ity. In the next section, we study typical datacenter applications to
determine if their memory access patterns result in the row buffer
locality required by SCM DIMMs.
3 SCM HIERARCHY DESIGN FOR SERVERS
In this section, we investigate the feasibility of replacing a server’s
DRAM with SCM. We find that direct replacement results in unac-
ceptable performance degradation, but the use of a modestly sized
3D-stacked DRAM cache makes the replacement viable. Due to the
high cost and complexity of such 3D stacked caches, we conduct a
detailed study to determine the most effective cache organization
in terms of capacity, associativity, and block size.
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Figure 4: SCM-based vs. DRAM-based memory (SCM
Read/Write = 60ns/150ns).
3.1 Workload compatibility with SCM
As memory latency is a critical performance determinant for data-
center workloads [25, 39], the dramatic increase in AMAT caused
by replacing DRAM with SCM will directly manifest itself in end-
to-end performance degradation. Therefore, we begin by asking
the question: by how much will performance degrade from simply
replacing the memory? We conduct an empirical study of server
workloads selected from CloudSuite [25], where we directly com-
pare DRAM-based main memory against an SCM-based alternative.
In this study, we choose to model a latency-optimized SCM device
latency-optimized to provide an upper bound on the performance
of an SCM DIMM. Our application performance metric is the num-
ber of user-level instructions per cycle (U-IPC) retired by the server
during our measurement intervals; U-IPC has been shown to ac-
curately reflect server throughput [75]. For more details on our
methodology, see §5.
Figure 4 shows the performance of server workloads with SCM-
based main memory, normalized to the performance of a server
using only DRAM. The results show that naïvely replacing DRAM
with SCM results in a severe performance degradation of 37% on
average. To identify whether or not the root cause of this perfor-
mance degradation is the inflated latency of SCM row activations,
as identified in §2, we collect the row buffer hit ratio and the access
percentage of each opened row (i.e., number of 64B chunks accessed
by the CPU).
We find that 31% of memory accesses result in a row buffer hit
on average, corroborating prior results [73]. Given that we modeled
an 8KB row buffer (common in modern DRAM DIMMs [50]), a
31% hit ratio corresponds to an average of 2.6KB accessed per row
buffer activation (i.e., consumed by the CPU before row closure).
Our device model in Figure 3 shows that at this request size, an
unloaded SCM device results in an AMAT 1.33× higher than DRAM.
A loaded system with multiple outstanding requests is expected
to have an even higher AMAT, as multiple outstanding requests
may be forced to wait in the SCM’s command queues, placing even
more importance on maximizing row buffer hits. Indeed, in our
experiments running full server workloads (Figure 4), we measure
the AMAT on the SCM-based system to be 2.7× higher than its
DRAM-based counterpart.
In the context of designing a server memory hierarchy using
SCM, it is necessary to confirm that the workloads themselves ac-
tually have the potential to expose more row buffer locality; if so,
a judicious organization of the memory system can immediately
restore some of the lost performance. Prior work that has stud-
ied row buffer locality in scale-out workloads has reported that an
ideal memory scheduling system can achieve row buffer hit ratios of
77% [73], a 2.5× increase over what we observe. The same work also
demonstrated abundant spatial locality present in the workloads
themselves, with many pages incurring hits to over 50% of their
constituent cache blocks during their lifetime in the LLC. Unfortu-
nately, because the memory channels in a modern server processor
are multiplexed between many CPU cores, interleaving their access
streams destroys a large fraction of whatever row buffer locality
would have existed had the application executed in isolation [73].
Since our workloads indeed exhibit row buffer locality that can
be harvested to address the concerns discussed in §2, we identify
two key requirements for a server wishing to use SCM:
(1) SCM devices place paramount importance on row buffer hits
due to their slow backing data arrays.
(2) Pages that are placed into the DIMM’s row buffers need to
remain open for long periods of time, in order to collect all of
the spatially local accesses, before write restoration occurs.
In the next section, we examine whether any feasible SCM device
can meet these requirements.
3.2 Designing SCMs to meet key requirements
A naïve conclusion from our previous two observations would be
that memory architects should build SCM DIMMs with large row
buffers to improve the probability of hits, and further optimize
memory scheduling to exploit spatial locality therein. However,
the write programming process of various SCM technologies pre-
cludes us from constructing rows that are comparable in size to
what currently exists in DRAM DIMMs (8KB), due to limitations on
write current that can be driven into the data cells during the write
restoration stage [28, 35]. Current SCM devices come with row
buffer sizes in the 512B–2KB range [42, 69]. Even with perfect spa-
tial locality, these smaller rows do not provide enough opportunity
to fully amortize the SCM’s higher latencies. This problem can once
again be seen in Figure 3, where transfer sizes of 1KB and 2KB result
in the SCM’s AMAT being elevated over DRAM by approximately
1.4× and 1.3×, respectively. Furthermore, techniques for optimizing
row buffer locality [68, 73] can only provide a maximum hit rate
of 50%, which unfortunately lags far behind the hit rate required to
provide an equivalent AMAT to DRAM. These fundamental SCM
limitations, combined with limited scheduling scope in the memory
controllers, lead us to conclude that SCM cannot serve as a drop-in
DRAM replacement.
Although we conclusively show that a server cannot use SCM
alone as its main memory while preserving application perfor-
mance, we reiterate that SCM’s desirable characteristics compared
to DRAM are capacity and low cost, not raw performance. There-
fore, we propose to learn from existing performance-maximizing
solutions that can enable us to recoup some (ideally most) of the
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performance lost by replacing DRAM with SCM. Such solutions
typically add an additional low latency, high bandwidth memory
device, and then seek to serve most memory accesses from the
higher performance memory, only relying on the slower memory
if necessary.
Prior work on DRAM-only systems showed the performance su-
periority of two-tier memory hierarchies, comprised of a 3D stacked
DRAM cache such as Hynix’ HBM [3] or Micron’s HMC [49], and
a second tier of planar DRAM delivering the necessary memory
capacity [34, 58, 72]. In our experiments, a two-tier hierarchy with
3D stacked DRAM as a first tier cache, and conventional planar
DRAM as a second tier outperforms single-tier planar DRAM by
30%, corroborating prior work [34, 72].
We argue that such a two-tier memory hierarchy is even more
applicable to a memory system that includes SCM. Designed cor-
rectly, the first tier can serve a large fraction of memory accesses
at DRAM latency and thus provide nearly equal performance to a
DRAM only system; building the second tier with SCM provides an
order of magnitude more capacity at lower cost than using planar
DRAM as suggested in prior work.
In the context of building a high-performance and cost-efficient
hybrid DRAM-SCM memory hierarchy, proper design of the first-
tier 3D stacked DRAM cache (hereafter abbreviated as 3D$) can
address the challenges we discussed in §3.1, namely low row buffer
hit ratio and increased SCM AMAT. This is the case for two rea-
sons: First, a well designed 3D$ enables the majority of memory
accesses to be serviced at DRAM latency rather than requiring an
SCM activation. Second, setting cache block size to be equal to the
backing SCM’s row buffer size means that the application’s spatially
localized accesses can be aggregated over the block’s relatively long
lifetime in the 3D$; when the block is evicted and written to the
backing SCM, a far greater fraction of the row buffer is actually
used than if the row was repeatedly opened and closed in the SCM.
This access coalescing has the same effect as providing near-ideal
access scheduling without the requirements for complex reordering
logic, and amortizes the SCM’s latency.
Having established the critical advantages of using a 3D$, we
now discuss its design. We defer a detailed comparison of planar
and 3D stacked caches to our evaluation (§6.3), and a discussion
on alternative memory organizations, such as flat DRAM-SCM
integration, to §8.
3.3 3D stacked DRAM cache design
Due to stacked DRAM’s high cost compared to planar DRAM and
increased integration complexity, we must be judicious about its
architecture and provisioning. There are three main parameters
that define its effectiveness: associativity, capacity, and block size.
Prior work studying 3D$s for server workloads has shown that as-
sociativity requirements are modest, with minuscule performance
improvements beyond 4 ways [34]. Capacity is a first-order determi-
nant of the cache’s filtering efficiency, while block size introduces
a tradeoff between leveraging spatial locality and data overfetch.
Prior work on 3D$s investigated the impact of these parameters
for DRAM-based systems [33, 34, 46, 58, 72]. We revisit these key
design parameters for 3D$s in the different context of SCM-based
systems, where main memory capacity and access latencies are
significantly higher.
To solve the 3D$ capacity conundrum, we perform an empirical
study to investigate whether or not physically feasible 3D$s can
capture the required working sets of our applications.We use a trace
simulator based on Flexus [75], and conduct a classical miss ratio
study where we sweep the 3D$’s capacity and search empirically
for the "knee of the curve". We model a fully associative 3D$ with
varied capacity and block sizes, and display the results in Figure 5.
There are two main phenomena that manifest themselves in
these results. First, for all of the block sizes shown, a cache provi-
sioned with approximately 2–4% of the backing SCM’s capacity sits
at the knee of the curve and therefore represents the sweet spot
for provisioning. Recent analysis of Google’s production search
code [9] corroborates our findings that a similarly sized cache (the
authors propose a memory hierarchy with a 1–8GB eDRAM cache,
and memory capacity of several hundreds of GBs) can efficiently
accommodate the stack, heap and hot data of a multithreaded work-
load. Such capacity is reasonable even for die-stacked DRAM tech-
nologies, as existing products feature capacities up to 8GB, and
industry projections expect 64GB by 2020 [7].
Second, we note significantly reduced cache miss ratios with
larger 3D$ block sizes. For example, Web Search’s miss ratio drops
from 14.5% to less than 1% as the block size increases from 256B
to 4KB. Using larger blocks allows the 3D$ to amortize the cost of
accessing the high-latency backing SCM, as every miss now loads
larger chunks of data that will likely be accessed in the future. We
interpret this as further evidence that our set of server workloads
exhibits significant spatial locality, but needs a longer temporal
window to capture it than the one offered by an open row buffer.
The 3D$ serves that exact purpose, coalescing accesses within large
blocks of data that, upon eviction, amortize the cost of an SCM row
activation and write restoration, as illustrated in §2.
Using terminology commonly used in the literature, we argue
that DRAM caches should be architected as page caches [36, 43, 72]
rather than block caches, where the term page refers to the cache
block size being significantly larger than a typical cache block size
of 64B. Page-based caches are superior due to the much lower miss
ratios exhibited when the cache block size exceeds 1KB. With a
block-based cache, misses to each small block will be serialized
once again by the SCM. Existing 3D$ designs that use small blocks,
typically equal to the L1 cache block size, are unsuitable for SCM-
based memory hierarchies [30, 46, 58, 66]. Using a page-based 3D$
solves the problems identified in §2, namely the need to amortize
long SCM activations with accesses to spatially local data.
We further justify this choice with a direct study on SCM’s la-
tency amortization opportunity as a function of the 3D$’s block
size. Figure 6 displays the density of regions being evicted from
the 3D$ and written to the backing SCM, which we define as the
fraction of 64B sub-blocks that are accessed during the region’s
lifetime in the cache. All of the workloads exhibit similar behav-
ior, albeit grouped into two different clusters. As the region size
increases, density naturally drops. While most of the workloads
exhibit densities exceeding 70% for region sizes between 512B and
2KB (corresponding to a typical SCM row buffer), Web Serving and
Data Analytics have sparser traffic patterns, with 15% less density
than the others. Comparing those two workloads to the miss curves
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Figure 5: Miss ratios for a fully associative DRAM cache. The x-axis sweeps through the capacity ratio between the DRAM
cache and the backing memory.
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Figure 6: Percentage of 64B sub-blocks in each DRAM cache
block (region size) during its lifetime, measured at first sub-
block’s eviction. Note: Web Search and Media Streaming
lines overlap.
in Figure 5, we see that beyond a modest cache size, these same
two workloads are the least sensitive to the block size. For cache
sizes large enough to hold >1% of the dataset, Data Analytics is
particularly agnostic to the cache block size, incurring the smallest
decrease in miss ratio, due to the fact that it has less innate locality
inside each opened row.
By synthesizing the results in Figures 5 and 6, we argue that the
3D$ ’s block size should match the SCM’s row buffer size. Matching
these two parameters allows the 3D$ to coalesce accesses together
and therefore amortize the elevated activation and restoration la-
tencies of the backing SCM. Figure 6 essentially shows that the
opportunity presented in Figure 3 is attainable, thanks to the com-
bination of the workloads’ innate spatial locality with a page-based
3D$.
Finally, we present end-to-end application performance results
in Figure 7 for a system whose memory hierarchy features a 3D$
sized at 3% of the backing SCM2. Performance is normalized to a
DRAM-based system featuring the same 3D$ as the SCM-based
system. With the exception of Data Serving, the SCM-based system
performs better with larger cache block sizes, until an inflection
point appears at 2KB blocks. This limitation occurs due to overfetch-
ing with 4KB blocks, causing bandwidth contention in the SCM,
thus setting an upper bound on the 3D$’s block size. Note that the
DRAM-based system is less sensitive to the 3D$’s block size as a
DRAM DIMM’s data array latency is much closer to the row buffer
access latency as compared to an SCM DIMM. In fact, the DRAM-
based system is more sensitive to data overfetch (e.g., Data Serving
favors the use of relatively small cache blocks in a DRAM-based
system), a problem that is partially offset by the higher benefits of
row activation amortization in the case of SCM.
Putting all of our observations together, we present three key de-
sign guidelines for memory hierarchies that use SCM-backed 3D$s.
First, the performance/cost sweet spot for the 3D$ is approximately
3% of the backing SCM’s size, and it should necessarily feature
large blocks (512B–2KB) to capture the spatial locality present in
server workloads and amortize the high SCM access latency. We
find that for the SCM-backed system, organizing the 3D$ with 2KB
blocks hits the sweet spot between hit ratio and bandwidth misuse
because of overfetch, while 1KB blocks result in only marginally
lower performance.
Second, the SCM’s row buffer size should be the largest per-
mitted by the underlying memory technology, to maximize the
potential of latency amortization, up to a maximum of 2KB to avoid
data overfetch (Figure 7). If the SCM row buffer is smaller than
2KB because of technology limitations, the 3D$’s block size should
match the SCM row buffer size, as the latter sets the upper bound
for SCM latency amortization.
2Full methodology details available in §5.
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Figure 8: Performance model for SCM design space explo-
ration.
4 SCM COST/PERFORMANCE TRADEOFF
EXPLORATION
In the previous section, we demonstrated that an SCM-based system
is able to attain competitive performance with a DRAM-based one,
thanks to the addition of a 3D$. However, 3D stacked DRAM tech-
nology costs at least an order of magnitude more per bit than SCM,
conflicting with the initial motivation of replacing DRAM with
SCM as a more cost-efficient memory. Hence, whether the resulting
memory hierarchy represents an attractive solution depends on
whether the cost reduction from replacing DRAM with SCM offsets
the additional cost of a DRAM cache. As SCM itself is a technology
that offers a broad spectrum of density/cost/performance operating
points, the challenge is to minimize its cost while preserving its
performance at acceptable levels. In this section, we trim the broad
design space by identifying the key parameters that define SCM’s
performance in the context of our memory hierarchy.
In general, the denser the SCM, the lower its cost per bit [48, 57,
67].We therefore use SCM density as a proxy for SCM cost. The goal
is to deploy the densest (and therefore cheapest) possible SCMwhile
respecting end-to-end performance goals. Unfortunately, common
density optimizations like storing multiple bits per cell or vertical
stacking of multiple cell layers result in higher access latency, lower
internal bandwidth, and potentially higher read/write disparity [48,
64, 69, 77, 80]. Therefore, solving the cost-performance optimization
puzzle requires SCM designers to understand which parameters
affect end-to-end performance the most, and by how much.
We identify read latency, write latency, and row buffer size as the
three SCM design parameters that control end-to-end application
performance. Read latency (i.e., SCM row activation delay) sits
on each memory access’ critical path. Write latency (i.e., write
restoration delay), even though off the critical path, may cause
head-of-line blocking delays inside the SCM DIMM [5, 56]. Finally,
as discussed previously, the row buffer size defines the extent to
which SCM’s high access latency can be amortized.
Putting all three parameters together—row buffer size, read la-
tency, and write latency—we devise a three-dimensional SCM de-
sign space, illustrated in Figure 8. All the SCM configurations that
satisfy the performance target reside inside the volume shaped like
a triangular frustum. The SCM devices with the lowest read and
write latencies lie close to the vertical axis. All designs for a given
row buffer size are represented by a horizontal cut through the
frustum, and the resulting plane indicates the space of all read and
write latencies that are tolerable with that row buffer size. The frus-
tum’s lower base is defined by the smallest row buffer size that is
sufficient to amortize the SCM’s row activations (§3); on that plane,
only the fastest SCM devices are acceptable, which are unlikely
to deliver the desired high density and low cost. Growing the row
buffer size (and implicitly the SCM’s internal bandwidth) widens
the design space, as increased amortization opportunity reduces
the overall system’s sensitivity to high activation latency.
Given a target workload’s characteristics, our methodology helps
device designers reason about the feasibility of employing different
SCM technologies as main memory. For example, with multi-level
cells, designers may deploy smaller serial sensors to optimize for
higher density, by sacrificing read latency [80]. Another example is
the write latency/bandwidth tradeoff, where designers may choose
a different cell writing algorithm, optimizing either for low latency
7
or high bandwidth based on their performance needs. Fewer high-
current write iterations result in faster writes, but place an upper
limit on the row buffer size because of fundamental limitations on
the current that can be driven through the data array at any given
time [86]. A general observation from our design space exploration
is that devices with bigger row buffers are appealing, as they widen
the design space and offer better opportunities for latency amor-
tization. However, benefiting from this characteristic requires the
target application domain’s workloads to exhibit a certain degree
of spatial locality.
To summarize, we analyzed three SCM parameters, namely the
row buffer size and read/write latencies, and devised a methodol-
ogy that prunes the vast SCM design space and finds best-fitting
solutions for a given application domain. In the following sections,
we instantiate this model for our set of server workloads and evolve
it from qualitative to quantitative, selecting parameters represen-
tative of existing SCM technologies. We then use our model to
perform a case study of four representative PCM configurations,
and compare the performance/cost metric of memory hierarchies
built from each configuration.
5 EVALUATION METHODOLOGY
In this section, we describe the organization of each system we
model throughout the paper, provide the details of our simulation
infrastructure, state our performance and cost assumptions, and
finally list the parameters we use for our case study with PCM.
System organization. Next-generation server processors will fea-
ture many cores to exploit the abundant request level parallelism
present in online services [25, 47]. Recent server chips follow this
very trend: AMD’s Epyc features 32 cores per socket [27], Qual-
comm’s Centriq 48 cores [22], and Phytium’s Mars 64 cores [84]. To
make simulation turnaround time tractable, we model a server with
16 cores and a single memory channel, representing a scaled-down
version of the OpenCompute server roadmap, which calls for 96
cores and 8 memory channels [51].
We configure the DRAM cache’s size as 3% of the workload’s
dataset in order to achieve the cache-to-memory-capacity ratio
required for satisfactory performance (see §3.3), unless specified
otherwise. We model a 4-way set-associative cache, and for each
evaluated configuration, we set the DRAM cache’s block size equal
to the SCM’s row buffer size. The DRAM cache is connected to the
chip over a high-bandwidth interface (e.g., a SerDes serial link or
HBM-like silicon interposer) [3, 32, 49], which in turn is connected
to the main memory over a conventional DDR4-2666 channel [50].
A block diagram of our modeled system is displayed in Figure 9.
Workloads. Our server workloads are taken from CloudSuite [25]:
Data Serving, Web Search, Media Streaming, Data Analytics, and
Web Serving. We measure performance by collecting the server’s
User-level IPC (U-IPC), which is defined as the ratio of user in-
structions committed to the total number of cycles spent in both
user and kernel spaces. Prior work [79] has shown U-IPC to be a
metric representative of application throughput. We use the rig-
orous SMARTS sampling methodology [79] to compute all of our
performance values using a 95% confidence interval of 5% error.
c c c c
LLC
c c c c
c c c c
c c c c
High-bandwidth interface
(SerDes or interposer) DRAM
cache
DDR DIM
M
Figure 9: Modeled system overview.
For each workload, we configure the overall memory capacity
(i.e., second tier of the hierarchy) to be equal to the workload’s
dataset size (i.e., Data Serving, Web Search and Media Streaming
have 16GB datasets, while Data Analytics and Web Serving have
32GB datasets). However, today’s datacenter-scale applications can
have much larger datasets that even span into the terabyte range [9,
53]; since our work makes specific claims about the capacity ratio
relating the two tiers of our memory hierarchy, we conducted a
study to verify that our results stand for larger datasets.
To confirm the validity of our results as the dataset size scales
up, we analytically studied the relationship between hot and cold
data as the entire dataset size increases by orders of magnitude. A
key input to these models is a representative query distribution
that accurately reflects the skewed popularity phenomenon in dat-
acenter applications. We used the canonical Zipfian distribution,
commonly used to rank the frequency of distinct items in a mas-
sive dataset [6, 11, 23, 53, 60, 63]. In this experiment, we arbitrarily
define the hot fraction of the dataset as the subset of items that
absorbs 70% of the accesses.
We studied Zipf coefficients (α ) from 0.6 to 1.01, and observed
that while the absolute dataset size scales, the fraction of the dataset
classified as hot decreases. This means that our choice to size the
3D$ as a fraction of the total dataset is actually a conservative
choice; larger datasets will have smaller hot fractions, which will be
absorbed by the 3D$. For example, given α=0.9, scaling a 50 million
object dataset by 100-fold leads to a slight decrease of the hot
fraction from 5.5% to 4.3% in our analytical model. Therefore, we
expect that our scaled down system’s performance is representative
of applications with larger datasets, as increasing the absolute
size does not significantly affect the disparity between hot and
cold data, and actually leads to even higher data locality. This
phenomenon would result in a 3D$ that is an even smaller frac-
tion of the backing memory’s capacity than what we assumed so far.
Simulation infrastructure. We use the Flexus [75] full-system
cycle-accurate simulator coupled with DRAMSim2 [61]. To ex-
tend DRAMSim2 to support non-uniform SCM access latencies,
we adjusted its tRCD and tWR , and added SCM-related parameters
(tRRDpre and tRRDact , similarly to the models used by prior work
[5, 42]). To simplify our explanations, we refer to the read and write
latencies of the SCM device as tRCD and tWR , as they define the
major part of the data array’s access.
Without loss of generality, we consider a DRAM cache with its
tags stored in SRAM, a common design choice in prior work [15,
30, 34, 36, 72]. For the DRAM cache’s memory controller, we use a
critical-block-first policy and FR-FCFS open-row scheduling with
page-based interleaving. We assume that each SCM is packaged in
8
Cores
ARM Cortex-A72-like; 64-bit, 2.5GHz,
OoO, 128-entry ROB, TSO,
3-wide dispatch/retirement
L1 Caches
32KB 2-way L1d, 48KB 3-way L1i,
64-byte blocks, 2 ports, 32 MSHRs,
3-cycle latency (tag+data)
LLC Shared block-interleaved NUCA, 16-way,
4MB total, 1 bank/tile, 8-cycle latency
Coherence Directory-based Non-Inclusive MESI
Interconnect 16×8 crossbar, 16B links, 5 cycles/hop
DRAM cache 4-way, SRAM-based tags, 20ns lookup
Planar DDR4-2666, 8192B row buffer
3D stacked (3D$) SerDes @10GHz, 160Gb/s per direction
tCAS -tRCD -tRP -tRAS -tRC 14-14-14-24-38
tWR -tWTR -tRT P -tRRD 9-6-3-3
Main memory
32GB, single memory channel,
2 ranks, 8 ×8 banks per rank,
Memory controller: 64-entry queue,
chan:row:bank:rank:col interleaving
Planar DRAM DDR4-2666, 8192B row buffer
tCAS -tRCD -tRP -tRAS -tRC 14-14-14-24-38
tWR -tWTR -tRT P -tRRD 9-6-3-3
SCM DDR4-2666, 512–4096B row buffer
tCAS -tRCD -tRP -tRAS -tRC 14-tr ead -14-24-tr ead
tWR -tWTR -tRT P twrite -6-3
tRRDpre -tRRDact 2-11
Table 1: System parameters for simulation on Flexus. Tim-
ing parameters for all memory technologies shown in ns.
a DIMM form factor. To model different SCM configurations, we
replicate expected performance and cost characteristics from recent
prototypes [38, 48, 64, 69, 77, 78, 90]. For the SCM’s controllers, we
model an open-row policy, FR-FCFS scheduling, and page-based
interleaving, which is optimized for bulk transfers (§2). The write
buffer’s size corresponds to the number of banks, with each write
entry equal to the page size. Finally, even though existing SCM
devices feature row buffers up to 2KB [69], we extend our study to
4KB, which is the largest region we expect to capture significant
spatial locality (assuming a 4KB OS page size). Table 1 summarizes
our simulation parameters.
5.1 Phase-change memory assumptions
PCM is generally considered the most mature SCM technology, as
its performance, density and endurance characteristics are well-
studied. Additionally, industry has built reliable single-level and
multi-level cell (up to 3 bits/cell) configurations.We assume a typical
PCM cell and project its performance characteristics for single-level
(SLC), multi-level (MLC) and triple-level cells (TLC), which store 1, 2,
and 3 bits/cell respectively. For the baseline SLC-PCM configuration,
we assume 60ns read latency, and 150ns write latency. Based on a
survey of recent PCM prototypes [69], we assume a maximum row
buffer size in SLC-PCM of 1024B.
Assuming the same cell material, we project MLC-PCM to
operate with 120ns read latency, and a range of possible write
latencies, depending on the algorithm used for cell writing. Prior
work [86] has described two ways to program an MLC cell.
The first approach, which we call MLClat , favors faster writes,
Cell
configuration
Read
lat., ns
Write
lat., ns
Total banks/
device
Row buffer,
bytes
Cost/
bit, %
Planar DRAM 14 9 16 8192 100
Stacked DRAM 14 9 512 256 700
SLC 60 150 16 1024 100
MLClat 120 550 16 512 50
MLCBW 120 1000 16 1024 50
TLC 250 2350 16 512 25
Table 2: PCM performance and cost characteristics.
resulting in write latencies of 550ns and 512B row buffers. The
second approach, which we callMLCBW , favors higher bandwidth,
resulting in write latencies of 1000ns and 1024B row buffers.
Finally, we project the specifications of TLC-PCM based on a
recent industrial prototype [8, 67], and assume read and write
latencies of 250ns and 2350ns, respectively. For the row buffer size,
we optimistically assume 512B.
Cost model. To evaluate the cost of the memory subsystem, we
build a model for both planar and 3D stacked DRAM, as well as SCM
of different densities. We compare different technologies according
to their expected cost/bit metric, normalizing to the same total
capacity. Taking planar DRAM’s cost/bit as a baseline, we project
3D stacked DRAM’s cost/bit to be 7× higher than planar DRAM, as
cooling and bonding costs increase for stacked dies [17]. We discuss
the implications of possible 3D stacked DRAM cost changes over
time in §7.
Due to the higher manufacturing costs because of the immaturity
of PCM technologies [78, 90], we conservatively assume that the
cost/bit of SLC-PCM is equal to commodity planar DRAM. Then,
we assume cost reductions for MLC and TLC-PCM proportional
to the number of stored bits per cell (i.e., 50% and 25% of the cost
for 2 and 3 bits/cell). Table 2 summarizes the performance and cost
assumptions for all considered technologies: planar DRAM, stacked
DRAM, and the four aforementioned PCM configurations (SLC,
MLClat ,MLCBW , and TLC).
6 EVALUATION
Our methodology seeks to quantify the SCM design space model
that we developed in §4, and validate the performance of our pro-
posed memory hierarchy. Using our simulation infrastructure, we
study a variety of combinations of row buffer sizes and read/write
latencies that we gathered from device datasheets, industry pro-
jections, and published literature [8, 48, 67, 69]. We then conduct a
case study investigating the feasibility of four different PCM con-
figurations from both performance and cost perspectives, based on
the assumptions summarized in Table 2. Finally, we demonstrate
that a 3D$ not only results in better performance but also improved
performance/cost as compared to a planar DRAM cache, when used
as the first tier of an SCM hierarchy.
6.1 Quantifying SCM design space for servers
Figure 10 superimposes a number of different horizontal cuts of
Figure 8’s triangular frustum. Each point represents an SCM con-
figuration with different read and write latencies. Each different
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Figure 10: Performance model for SCM design space evalua-
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Figure 11: Performance model for PCM case study (planar
view of design space frustum from above).
row buffer size configuration is depicted by a diagonal line that
separates the configurations that satisfy the performance target
from those that do not (i.e., design points that fall inside or outside
the frustum’s volume). Similarly to prior work evaluating emerging
technologies in datacenters [1, 26], we set the bound of acceptable
performance for the SCM-based memory hierarchy to be within
10% of the best DRAM-based system—which features a 3D$ with
1KB blocks—for every one of the evaluated workloads.
In Figure 10, the points below each diagonal line satisfy the
performance target. For example, with a row buffer size of 512B,
the slowest configurations that match the performance target are
the skewed SCM configuration with 125ns read and 500ns write
latencies, and the symmetric configuration of 250ns read and write
latencies.
As we explained in §4, the row buffer size sets the upper bound
for SCM access latency amortization, and is therefore the parameter
implicitly defining the highest SCM latencies that can be tolerated.
Increasing the row buffer size from 512B to 2KB expands the de-
sign space linearly. Hence, the maximum read and write latencies
meeting our performance target increase proportionally. For exam-
ple, sweeping the row buffer size from 1KB to 2KB, the maximum
acceptable read latency increases from 250ns to 500ns, while the
maximum allowed write latency grows from 1 to 2µs. This rela-
tion between the maximum allowed latency and row buffer size
demonstrates the efficiency of amortizing longer SCM latencies
over multiple accesses within a large row buffer.
Application performance turns out to be much less sensitive to
slow writes, as compared to reads, because writeback traffic is not
directly on the critical path of memory access. This leads us to the
important conclusion that SCM’s inherent read/write performance
disparity is a secondary concern for hierarchical designs, as a care-
fully organized 3D$ collects writes to pages and then drains them
to SCM in bulk upon eviction. Accessing the SCM in bulk allows
the system to tolerate these elevated write latencies.
Growing the row buffer and 3D$’s block size beyond 2KB is not
worthwhile, since some applications do not take advantage of the
additional data fetched. For example, Data Serving fails to satisfy
our performance target using blocks larger than 2KB, even for
DRAM-based systems, as we have seen before in Figure 7. For the
rest of the workloads, growing the row buffer size to 4KB widens
the design space further, up to 1µs read and 4µs write latencies (not
shown on Figure 10). However, most of the workloads experience
performance degradation with 3D$ blocks and SCM row buffers
of 4KB, as compared to the corresponding 2KB configuration. For
example, for the skewed configuration with 125/2000ns read and
write latencies, increasing the row buffer from 2KB to 4KB leads to
mean performance degradation of 3% and up to 9% for Data Serving.
As a result, designers may consider using slower memory with a
row buffer size bigger than 2KB only if their applications exhibit
that amount of spatial locality.
To summarize, we quantified the frontier that separates plausi-
ble SCM configurations from those that are not able to reach the
performance target. We demonstrated that a bigger row buffer and
corresponding 3D$ block size widen the SCM design space, albeit
without exceeding the spatial locality exhibited by the applications’
access patterns (2KB for our set of server applications). Finally, we
make the observation that a simple page-based design efficiently
mitigates conventional SCM read/write latency disparity, eliminat-
ing the need for any additional disparity-aware mechanisms.
6.2 Case study with phase-change memory
We now demonstrate the utility of our performance model by using
it to reason about the implications of a number of plausible PCM
configurations on overall system performance and cost.We evaluate
the economic feasibility of the SLC,MLClat ,MLCBW and TLC PCM
configurations we introduced in §5.1.
Figure 11 shows all four configurations as points, according to
their assumed read and write latencies. Points with no fill represent
configurations with a 512B row buffer, while filled points depict
configurations with a 1024B row buffer. Similarly to Figure 10, di-
agonal lines bound the configurations that match our performance
target (within 10% of the best DRAM-based system for each work-
load), according to their corresponding row buffer sizes. For all the
configurations, we model an SCM hierarchy with a page-based 3D$,
sized at 3% of the application dataset, and organized in pages equal
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Cell configuration Perf.geomean
Cache
cost
Total memory
cost, %
Perf./
cost
Planar DRAM 1.00 0.00 1.00 1.00
3D$(3%) + DRAM 1.31 0.22 1.22 1.07
3D$(3%) + SLC 1.30 0.22 1.22 1.06
3D$(3%) + MLClat 1.28 0.22 0.72 1.78
3D$(3%) + MLCBW 1.24 0.22 0.72 1.72
3D$(12%) + TLC 1.30 0.88 1.13 1.15
Table 3: Performance and cost of various memory hierar-
chies relative to planar DRAM.
to the row buffer size. However, as the TLC-PCM based hierarchy
fails to deliver acceptable performance with a 3D$ sized at 3% of the
PCM, we also evaluate TLC-PCM with 6% and 12% 3D$s, as the low
price of TLC-PCM (25% of DRAM) allows us to consider larger 3D$s.
Table 3 summarizes the performance results and overall memory
hierarchy cost for each PCM technology we considered, normalized
to a planar DRAM configuration.
The SLC-PCM configuration we consider attains performance
within 2% of the best DRAM configuration with a 3D$. Although
well within our performance target, SLC-PCM’s cost/bit is too high
to offset the expense of adding the 3D$.
For MLC-PCM, we consider two alternatives: MLClat and
MLCBW , which are optimized for low write latency and high inter-
nal bandwidth respectively. The row buffer sizes of these configura-
tions are 512B and 1KB. According to the model in Figure 11, both
configurations deliver performance within the 10% performance
target. AlthoughMLClat outperformsMLCBW by 3% on average
(1.28 vs. 1.24), designers may preferMLCBW as its lifetime is a few
orders of magnitude longer [86]. As the cost/bit of MLC-PCMs is
half that of planar DRAM, the overall cost and performance/cost
metrics improve by 40% and 66% as compared to the DRAM-based
system with a 3D$ of the same capacity (1.78/1.72 vs. 1.07). As com-
pared to planar DRAM, MLC-PCM improves performance/cost by
1.7–1.8×, reducing overall memory cost by 28%.
Finally, we consider a TLC-PCM configuration with three dif-
ferent 3D$s, sized at 3%, 6%, and 12% of the dataset. Figure 12
demonstrates that TLC-PCM can only satisfy the performance tar-
get with the largest possible 3D$, which brings the overall memory
hierarchy’s cost back in line with the baseline DRAM+3D$ system.
Given its marginal improvement in performance/cost, as well as
TLC’s inherently worse endurance [67], we conclude that TLC-PCM
is unable to act as a viable main memory technology for server
applications. That conclusion is reinforced by the clear superiority
of MLC-based alternatives.
In summary, we used our performance/cost model to conduct a
case study on four currently offered PCM configurations with dif-
ferent cell densities. We showed that the configuration that stores
2 bits per cell (MLC) drastically improves performance/cost of the
memory hierarchy by 1.7×, whereas the configurations that store
one and three bits per cell (SLC and TLC) are not plausible build-
ing blocks for server workloads. Although the real costs of cer-
tain memory devices may vary with time, our design exploration
methodology still applies, as it relies on fundamental connections
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Figure 12: TLC-PCM performance with 3D$s of different
sizes (SCM: tRCD=250ns, tWR=2350ns as per Table 2).
among architectural parameters. If the costs of certain technologies
change, our model still provides the performance/cost tradeoffs for
the memory devices in question. We elaborate on the implications
of potential cost changes in §7.
6.3 3D stacked vs. planar DRAM caches
In this section, we specifically show the superiority of a 3D$ over a
planar DRAM alternative as the first level in an SCM memory hier-
archy. For this experiment, we use MLC-PCM as the high-capacity
tier, and compare 3D stacked DRAM (3D$) and planar DRAM caches
as the high-performance tier. Both cache alternatives are organized
with 1KB cache blocks.
Figure 13 shows that using a 3D$, sized at 3% of the backing SCM
device, improves application performance by 31% on average (max
81% for Data Serving) when compared to a single-level DRAM-only
configuration. This boost in performance is due to the 3D$’s ample
internal bandwidth and bank-level parallelism. A similarly sized
planar DRAM cache fails to meet our performance target of being
within 10% of the single-level DRAM-only system for Data Serving
and Web Search.
We choose to comment on these two workloads specifically as
they represent the cases with the highest memory bandwidth pres-
sure. This pressure is particularly pronounced in a two-tier SCM
hierarchy, as it becomes amplified by data movement between the
cache tier and backing SCM. The additional evict/fill traffic leads to
increased pressure in the memory controller queues of the DRAM
cache, and the resulting elevated latencies degrade application per-
formance by up to 16%. The high degree of internal parallelism on
3D stacked caches alleviates this increased pressure.
A four-fold increase of the planar DRAM cache’s capacity (i.e.,
to 12% of the backing SCM capacity) improves performance by
5%, but has the drawback of diminishing the planar cache’s cost
advantage over a 3D$. As a result, a system with a 3D$ of a modest
(3%) size not only outperforms its alternative with a larger (12%)
planar DRAM cache by 33% on average but also delivers 16% better
performance/cost. We expect the performance/cost difference be-
tween 3D stacked and planar DRAM caches to grow in the future,
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Figure 13: MLC-PCM performance with 3D stacked and pla-
nar DRAM caches. (MLC-PCM: tRCD=250ns, tWR=2350ns).
as 3D$ solutions pave their way from being exotic HPC products
[66] to large-scale deployments in hyperscale datacenters [21, 70].
7 DISCUSSION
Sensitivity to SCM and 3D stacked DRAM cost. Industry has
already started to adopt 3D stacked DRAM solutions at a large
scale, including but not limited to AMD and NVIDIA GPUs [4, 55],
Intel/Altera and Xilinx FPGAs [21, 76], and emerging AI solutions
like Google’s TPU and Wave Computing’s DPU [37, 70, 83]; in
higher volumes, the cost of 3D stacked technology is expected to
drop.
Cheaper 3D stacked caches will improve the cost-effectiveness
of our 3D$+SCM hierarchy, mainly by reducing absolute cost
rather than motivating the deployment of larger caches, as we
show that they have diminishing performance returns (Figures
5 and 12). Our conclusions regarding the cache block and row
buffer sizes required to amortize high SCM latencies only rely on
workloads exhibiting spatial locality, and remain unaffected by cost.
Significant DRAM cache cost reductions could affect assumptions
related to our case studies; e.g., an equivalently priced cache with
4× capacity could make TLC-PCM technologies viable.
SCM persistence aspects. In this work, we investigated building
cost-efficient memory hierarchies for in-memory services, by lever-
aging emerging high-density SCM technologies. We demonstrated
that SCM hierarchies can approach near-DRAM speed, by amor-
tizing high SCM latencies with bulk memory accesses. While we
ignored the additional qualitative benefit of persistence, future ar-
chitectures featuring SCM will likely also leverage the persistence
feature for attaining lower-cost durability [10, 45, 52, 87, 88].
To make persistent memory updates durable, the software has
to explicitly, and usually synchronously, flush cache lines from the
volatile cache hierarchy, which may lead to severe performance
degradation. In §2, we demonstrated that fine-grain accesses se-
verely degrade SCM’s internal bandwidth. Using our latency amorti-
zation insights, performance-critical software should strive for bulk
accesses, which can naturally achieved by using log-based software
systems. For example, DudeTM [45] separates performance-critical
threads which run user transactions and generate logs, from back-
ground threads that apply updates in-place. As a transactional log
entry usually spans a few kilobytes, intelligently written software
should be able to amortize the latency cost of writing logs to SCM.
Alternatively, our small 3D$ can also be made persistent using
lithium-ion batteries already available in modern OpenCompute
racks [54]. Microsoft practitioners have already demonstrated the
maturity of this technology [18, 40], and its ability to reliably back
up hundreds of gigabytes of DRAM-resident data upon a power
failure; this capacity assumption perfectly matches the 3D$ capaci-
ties we consider in this work. If the 3D$ is made persistent, then
log-generating threads will not need to explicitly use bulk accesses;
their writes can transparently go to the 3D$ without needing to
explicitly ensure the logs have been replicated to the non-volatile
SCM.
8 RELATEDWORK
Our work draws inspiration from extensive studies in the fields of
server architecture and memory systems. In this section, we look
at the relationship between our work and prior proposals.
DRAM caches for servers. Previous studies have leveraged the
wide high speed interface and highly parallel internal structure
of 3D$s to mitigate the "memory bandwidth wall" found in server
applications [72]. Block-based organizations [9, 13, 14, 16, 30, 46, 58,
66, 82] tend to perform better in the presence of temporal locality,
while page-based ones [36, 43, 72] favor applications with spatial
locality. Scale-out workloads tend to possess more spatial locality
than temporal [73], motivating the use of page-based caches [72].
However, increasing core counts in servers introduce bandwidth
concerns as well, rendering simple page-based designs that over-
fetch data suboptimal. The Footprint [34] and Unison [33] caches
mitigate this overfetch problem, by leveraging an access pattern
footprint predictor, at the cost of slightly increasing the DRAM
cache’s miss ratio. Our work extends these observations to SCM
hierarchies, and shows that 3D$s in our context should also be
page-based, since transferring data in large chunks amortizes the
long latency of accessing SCM. The increased cost of DRAM cache
misses in our context precludes the addition of Footprint and Uni-
son’s predictor mechanism. Specifically, Footprint cache’s slightly
increased miss ratio offsets its lower SCM bandwidth utilization re-
sulting in virtually the same performance as the page-based DRAM
cache design, primarily because of its miss traffic’s fine granularity
(64B).
Volos et al. [72] also propose a hierarchical memory system for
servers, featuring a 3D$ backed by planar DRAM. Their findings
indicate that the 3D$ should be sized to host 10–15% of the dataset,
which is 3–5× larger than the 3D$ we advocate. However, their
design goals are different, as they scale down the frequency of the
memory bus to DDR-1066 to save energy. In our work, we assume
a commodity DDR4 interface, since SCM DIMMs (adhering to the
NVDIMM-P standard) are expected to be DDR4-compliant [65].
The median data rate of DDR4 is DDR-2666 [50], which is signifi-
cantly higher than that used in previous work [72]. In our setting,
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a 3D$ that contains 3% of an application’s dataset is enough to
capture most of the available spatial locality (Figure 7) while the
backing memory’s interface offers enough bandwidth to serve the
fraction of traffic that the 3D$ does not filter. That traffic ends up
being slightly higher than what is generated when using a 10–15%
3D$ [72], but is still well within the SCM’s bandwidth capacity.
Other researchers have proposed to mitigate long SCM
latencies by using conventional planar DRAM DIMMs for
hardware-managed caches [59], OS-based page migration [29]
and application-assisted data placement [20]. Applying these
designs in the context of server workloads will expose the lack
of internal parallelism in planar DRAM devices [72], leading to
excess request queuing and therefore inflated latencies. Qureshi
et al. [59] proposed using a hardware-managed DRAM cache in
front of high-capacity SCM to mitigate its high access latency.
Our work extends the state of the art with a thorough analysis of
server applications, demonstrating the superiority of a page-based
3D$ over planar and block-based alternatives, and proposing
a methodology to help memory architects design the most
cost-effective SCM solutions.
DRAM and SCM flat integration. While we considered a two-
level hierarchy with a hardware-managed DRAM cache as our
baseline (§3), a number of prior proposals consider an alternative
memory system organization: flat integration of SCM and DRAM
on a shared memory bus [1, 20, 29]. In these proposals, software
is responsible for placing the data on the heterogeneous DIMMs,
relying on heuristics to optimize for performance [1, 20] or energy
efficiency [29]. The major strength of this organization is its com-
patibility with the existing DDR4 interface; however, this also turns
out to be a key weakness, as it is optimized for fine-grain (64B) data
accesses rather than bulk transfers which are preferred by SCM.
We find that preserving a unified memory interface and using
it for heterogeneous memories has two important shortcomings.
First, having a unified DDR interface between heterogeneous mem-
ories fundamentally limits the headroom for technology-specific
optimizations. Specifically, we showed that careful selection of the
data transfer granularity (i.e., prioritizing bulk accesses) is essential
to mitigate SCM’s much higher access latencies.
Second, because of the expected order-of-magnitude capacity
mismatch between SCM and DRAM, it is likely that a workload’s
hot dataset fraction won’t fit exclusively in DRAM. For example,
Agarwal et al. [1] find that avoiding significant performance degra-
dation (i.e., <3–10%) requires severely limiting demand memory
traffic going to the SCM (down to 30–60MB/s) that in turn requires
a large fraction (50–70%) of an application’s dataset to be DRAM-
resident. Consequently, (i) applications will likely suffer from a
shortage of DRAM as well as low utilization of the vast SCM ca-
pacity, and (ii) the part of the hot dataset that will end up being
directly served from the SCM will be accessed at a fine granularity
(64B), giving up the opportunity for SCM latency amortization via
coarse-grained accesses. In contrast, our proposal of deploying SCM
with an appropriately sized page-based 3D$ will deliver high per-
formance even when the applications’ hot dataset fraction cannot
entirely fit in the available DRAM capacity.
Overall, we consider hardware and software mechanisms to be
complementary to each other: hardware can provide low latency
access for direct demand traffic to the SCM, whereas software can
efficiently optimize data movement across memory channels taking
advantage of different high-level characteristics (non-volatility, low
static power, high endurance, etc.) of the heterogeneous DIMMs.
SCM device optimizations. Since SCM write bandwidth is heav-
ily constrained by current limitations inside the DIMM, industry
prototypes have limited-sized row buffers [69]. In order to reduce
peak write power, prior work uses a technique called differential
writes, that detects the subset of bits that actually change their
values during a write restoration, which are often as few as 10-
15% [42, 59]. This technique shrinks the effective write current and
enables greater row buffer sizes, which is critical to our techniques
in this paper. Fine-grained power management techniques at the
DIMM level have a similar goal but operate above the circuit and
cell level [28, 35], and mainly focus on manipulating the limited
power budget.
To reduce SCM DIMM latency through the use of SRAM
row buffers, Yoon et al. proposed a row buffer locality aware
caching policy for heterogeneous memory systems [81], allocating
addresses that cause frequent row buffer misses in DRAM. Lee et
al. proposed architecting SCM row buffers as small associative
structures, decoupled from data sensing, to reduce row buffer
conflicts and leverage temporal locality as this design allows for
several simultaneously open rows [42]. However, server workloads
exhibit poor temporal but abundant spatial locality [73].
Tackling the SCM read/write disparity. As most SCM tech-
nologies show significant disparities in read and write laten-
cies [48, 77, 80], prior work has proposed various mechanisms
to mitigate the effects of slow SCM writes. At the application level,
researchers have proposed new algorithms that generate less write
traffic [12, 71]. At the hardware level, Fedorov et al. augmented
a conventional LRU eviction policy to reduce the eviction rate of
written data [24]. To mitigate head-of-line blocking of critical reads
behind long latency iterative SCM writes, prior work has proposed
enhanced request scheduling mechanisms, which cancel or delay
writes and allow reads to bypass them [5, 56, 89]. Qureshi et al. pro-
posed a reconfigurable SCM hierarchy that is able to dynamically
change its mode of operation between high performance and high
capacity [57]. At the device level, Wang et al. suggested buffering
writes separately from the SCM row buffers to move data array
writes off the critical path [74]. Finally, Sampson et al. proposed
using fewer write iterations to improve SCM access latencies at the
cost of data precision [62].
We group this diverse list of prior work together because our
work obviates the need for any special hardware extensions re-
lated to read/write latency disparity. Our design methodology helps
system designers determine the range of tolerable read/write la-
tency pairs based on the target application domain’s spatial local-
ity characteristics and SCM device’s row buffer size. Furthermore,
our insights show that SCM designers can sacrifice device speed
to improve other non-performance characteristics. For example,
Mellow Writes [85] shows that slowing down writes can increase
the lifetime of ReRAM by orders of magnitude, while Zhang et al.
demonstrate a similar tradeoff for PCM [86]. When considering
whether or not to adopt such a technique, our performance model
13
provides concrete evidence to architects that extended latencies
can indeed be tolerated given the opportunity to amortize them
with large row buffers.
9 CONCLUSION
The arrival of emerging storage-class memory technologies has the
potential to revolutionize datacenter economics, allowing online
service providers to deploy servers with far greater capacities at
decreased costs. However, directly using SCM as an alternative
for DRAM raises significant challenges for server architects, as its
higher activation latencies are unacceptable for datacenter applica-
tions with strict response time constraints. We show that although
fully replacing DRAM with SCM is not possible due to increases in
memory access latency, a carefully architected 3D stacked DRAM
cache placed in front of the SCM allows the server to match the
performance of a state-of-the-art DRAM-based system. The abun-
dant spatial locality present in server applications favors a page
based cache organization, which enables amortization of long SCM
access latencies.
As SCMs come in a plethora of densities and performance grades,
we provide a methodology that helps construct a performance
model for a given set of applications, prune the broad design space,
and design the most cost efficient memory hierarchy combining a
modestly sized 3D stacked DRAM cache with the SCM technology
of choice. We demonstrate the utility of our methodology by per-
forming a case study on a number of phase-change memory devices
and show that 2-bit cells currently represent the only cost-effective
solution for servers.
ACKNOWLEDGEMENTS
The authors thank the anonymous reviewers for their invaluable
feedback and insightful comments, as well as Steve Byan, Frederic
T. Chong, Mario Drumond, James Larus, Virendra J. Marathe, Arash
Pourhabibi, Yuan Xie, and the members of the PARSA and DCSL
groups at EPFL for their support and numerous fruitful discussions.
This work has been partially funded by the Nano-Tera YINS
project, Huawei Technologies, the Swiss National Science Founda-
tion project 20021_165749, CHIST-ERA DIVIDEND, and the Euro-
pean Commission’s H2020 Eurolab-4-HPC project.
REFERENCES
[1] Neha Agarwal and Thomas F. Wenisch. 2017. Thermostat: Application-
transparent page management for two-tiered main memory. In Proceedings of the
22nd International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS-XXII).
[2] Amazon. 2016. EC2 in-memory processing update: Instances with 4 to
16 TB of memory + scale-out SAP HANA to 34 TB. Available
at aws.amazon.com/blogs/aws/ec2-in-memory-processing-update-instances-
with-4-to-16-tb-of-memory-scale-out-sap-hana-to-34-tb.
[3] AMD. 2016. High Bandwidth Memory, reinventing memory technology. Avail-
able at www.amd.com/en-us/innovations/software-technologies/hbm.
[4] AnandTech. 2017. NVIDIA bumps all Tesla V100 models to 32GB, effective
immediately. Available at www.anandtech.com/show/12576/nvidia-bumps-all-
tesla-v100-models-to-32gb.
[5] Mohammad Arjomand, Mahmut T. Kandemir, Anand Sivasubramaniam, and
Chita R. Das. 2016. Boosting Access Parallelism to PCM-Based Main Memory. In
Proceedings of the 43rd International Symposium on Computer Architecture (ISCA).
[6] Timothy G. Armstrong, Vamsi Ponnekanti, Dhruba Borthakur, and Mark
Callaghan. 2013. LinkBench: A database benchmark based on the Facebook
social graph. In SIGMOD Conference.
[7] Arstechnica. 2016. HBM3: Cheaper, up to 64GB on-package, and terabytes-per-
second bandwidth. Available at arstechnica.com/gadgets/2016/08/hbm3-details-
price-bandwidth.
[8] Aravinthan Athmanathan. 2016. Multi-level cell phase-change memory - modeling
and reliability framework. Ph.D. Dissertation. EPFL.
[9] Grant Ayers, Jung Ho Ahn, Christos Kozyrakis, and Parthasarathy Ranganathan.
2018. Memory hierarchy for web search. In Proceedings of the 24th IEEE Sympo-
sium on High-Performance Computer Architecture (HPCA).
[10] Oana Balmau, Rachid Guerraoui, Vasileios Trigonakis, and Igor Zablotchi. 2017.
FloDB: Unlocking memory in persistent key-value stores. In Proceedings of the
2017 EuroSys Conference.
[11] Meeyoung Cha, Haewoon Kwak, Pablo Rodriguez, Yong-Yeol Ahn, and Sue B.
Moon. 2007. I tube, you tube, everybody tubes: analyzing the world’s largest
user generated content video system. In Proceedings of the 7th ACM SIGCOMM
Workshop on Internet Measurement (IMC).
[12] Shimin Chen, Phillip B. Gibbons, and Suman Nath. 2011. Rethinking database al-
gorithms for Phase Change Memory. In Proceedings of the 5th Biennial Conference
on Innovative Data Systems Research (CIDR).
[13] Chia-Chen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2014. CAMEO: A
two-level memory organization with capacity of main memory and flexibility of
hardware-managed cache. In Proceedings of the 47th Annual IEEE/ACM Interna-
tional Symposium on Microarchitecture (MICRO).
[14] Chia-Chen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2015. BEAR: Tech-
niques for mitigating bandwidth bloat in gigascale DRAM caches. In Proceedings
of the 42nd International Symposium on Computer Architecture (ISCA).
[15] Chia-chen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2016. CANDY: En-
abling coherent DRAM caches for multi-node systems. In Proceedings of the 49th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[16] Chia-Chen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2017. BATMAN:
Techniques for maximizing system bandwidth of memory systems with stacked-
DRAM. In Proceedings of the 3rd International Symposium on Memory Systems
(MEMSYS).
[17] Xiangyu Dong, Jishen Zhao, and Yuan Xie. 2010. Fabrication cost analysis and
cost-aware design space exploration for 3-D ICs. IEEE Trans. on CAD of Integrated
Circuits and Systems (2010).
[18] Aleksandar Dragojevic, Dushyanth Narayanan, Edmund B. Nightingale, Matthew
Renzelmann, Alex Shamis, Anirudh Badam, and Miguel Castro. 2015. No compro-
mises: Distributed transactions with consistency, availability, and performance. In
Proceedings of the 25th ACM Symposium on Operating Systems Principles (SOSP).
[19] DRAMeXchange. 2018. Available at www.dramexchange.com.
[20] Subramanya Dulloor, Amitabha Roy, Zheguang Zhao, Narayanan Sundaram,
Nadathur Satish, Rajesh Sankaran, Jeff Jackson, and Karsten Schwan. 2016. Data
tiering in heterogeneous memory systems. In Proceedings of the 2016 EuroSys
Conference.
[21] ExtremeTech. 2017. Intel’s new Stratix 10 MX FPGA taps HBM2 for massive
memory bandwidth. Available at www.altera.com/content/dam/altera-
www/global/en_US/pdfs/literature/wp/wp-01264-stratix10mx-devices-solve-
memory-bandwidth-challenge.pdf.
[22] ExtremeTech. 2017. Qualcomm announces 48-core Falkor CPUs to run
Microsoft Windows Server. Available at www.extremetech.com/computing/
245496-qualcomm-announces-partnership-microsoft-48-core-falkor-cpus-
run-windows-server.
[23] Bin Fan, Hyeontaek Lim, David G. Andersen, and Michael Kaminsky. 2011. Small
cache, big effect: Provable load balancing for randomly partitioned cluster ser-
vices. In Proceedings of the 2011 ACM Symposium on Cloud Computing (SOCC).
[24] Viacheslav V. Fedorov, Sheng Qiu, A. L. Narasimha Reddy, and Paul V. Gratz.
2013. ARI: Adaptive LLC-memory traffic management. ACM Transactions on
Architecture and Code Optimization (TACO) (2013).
[25] Michael Ferdman, Almutaz Adileh, Yusuf Onur Koçberber, Stavros Volos, Moham-
mad Alisafaee, Djordje Jevdjic, Cansu Kaynak, Adrian Daniel Popescu, Anastasia
Ailamaki, and Babak Falsafi. 2012. Clearing the clouds: A study of emerging
scale-out workloads on modern hardware. In Proceedings of the 17th International
Conference on Architectural Support for Programming Languages and Operating
Systems (ASPLOS-XVII).
[26] Peter Xiang Gao, Akshay Narayan, Sagar Karandikar, Joao Carreira, Sangjin
Han, Rachit Agarwal, Sylvia Ratnasamy, and Scott Shenker. 2016. Network
Requirements for Resource Disaggregation. In Proceedings of the 12th Symposium
on Operating System Design and Implementation (OSDI).
[27] Linley Group. 2017. Epyc relaunches AMD into servers. Microprocessor Report
(June 2017).
[28] AndrewHay, Karin Strauss, Timothy Sherwood, Gabriel H. Loh, and Doug Burger.
2011. Preventing PCM banks from seizing too much power. In Proceedings of the
44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[29] Takahiro Hirofuchi and Ryousei Takano. 2016. RAMinate: Hypervisor-based
virtualization for hybrid main memory systems. In Proceedings of the 2016 ACM
Symposium on Cloud Computing (SOCC).
[30] Cheng-Chieh Huang and Vijay Nagarajan. 2014. ATCache: Reducing DRAM
cache latency via a small SRAM tag cache. In Proceedings of the 23rd International
14
Conference on Parallel Architecture and Compilation Techniques (PACT).
[31] Intel. 2016. Intel Optane memory. Available at www.intel.com/content/www/
us/en/architecture-and-technology/optane-memory.html.
[32] JEDEC. 2013. Wide I/O 2 standard. Available at www.jedec.org/standards-
documents/results/jesd229-2.
[33] Djordje Jevdjic, Gabriel H. Loh, Cansu Kaynak, and Babak Falsafi. 2014. Unison
cache: A scalable and effective die-stacked DRAM cache. In Proceedings of the
47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[34] Djordje Jevdjic, Stavros Volos, and Babak Falsafi. 2013. Die-stacked DRAM caches
for servers: Hit ratio, latency, or bandwidth? Have it all with Footprint cache. In
Proceedings of the 40th International Symposium on Computer Architecture (ISCA).
[35] Lei Jiang, Youtao Zhang, Bruce R. Childers, and Jun Yang. 2012. FPB: Fine-grained
power budgeting to improve write throughput of multi-level cell Phase Change
Memory. In Proceedings of the 45th Annual IEEE/ACM International Symposium
on Microarchitecture (MICRO).
[36] Xiaowei Jiang, Niti Madan, Li Zhao, Mike Upton, Ravishankar Iyer, Srihari Maki-
neni, Donald Newell, Yan Solihin, and Rajeev Balasubramonian. 2010. CHOP:
Adaptive filter-based DRAM caching for CMP server platforms. In Proceedings of
the 16th IEEE Symposium on High-Performance Computer Architecture (HPCA).
[37] Norman P. Jouppi, Cliff Young, Nishant Patil, David A. Patterson, Gaurav Agrawal,
Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers, Rick Boyle,
Pierre luc Cantin, Clifford Chao, Chris Clark, Jeremy Coriell, Mike Daley, Matt
Dau, Jeffrey Dean, Ben Gelb, Tara Vazir Ghaemmaghami, Rajendra Gottipati,
William Gulland, Robert Hagmann, C. Richard Ho, Doug Hogberg, John Hu,
Robert Hundt, Dan Hurt, Julian Ibarz, Aaron Jaffey, Alek Jaworski, Alexander
Kaplan, Harshit Khaitan, Daniel Killebrew, Andy Koch, Naveen Kumar, Steve
Lacy, James Laudon, James Law, Diemthu Le, Chris Leary, Zhuyuan Liu, Kyle
Lucke, Alan Lundin, Gordon MacKean, Adriana Maggiore, Maire Mahony, Kieran
Miller, Rahul Nagarajan, Ravi Narayanaswami, Ray Ni, Kathy Nix, Thomas Norrie,
Mark Omernick, Narayana Penukonda, Andy Phelps, Jonathan Ross, Matt Ross,
Amir Salek, Emad Samadiani, Chris Severn, Gregory Sizikov, Matthew Snelham,
Jed Souter, Dan Steinberg, Andy Swing, Mercedes Tan, Gregory Thorson, Bo
Tian, Horia Toma, Erick Tuttle, Vijay Vasudevan, Richard Walter, Walter Wang,
Eric Wilcox, and Doe Hyun Yoon. 2017. In-datacenter performance analysis of a
Tensor Processing Unit. In Proceedings of the 44th International Symposium on
Computer Architecture (ISCA).
[38] Gosia Jurczak. 2015. Advances and trends of RRAM technology. Available at
www.semicontaiwan.org/en/sites/semicontaiwan.org/files/data15/docs/2_5._
advances_and_trends_in_rram_technology_semicon_taiwan_2015_final.pdf.
[39] Svilen Kanev, Juan Pablo Darago, KimM.Hazelwood, Parthasarathy Ranganathan,
Tipp Moseley, Gu-Yeon Wei, and David M. Brooks. 2015. Profiling a warehouse-
scale computer. In Proceedings of the 42nd International Symposium on Computer
Architecture (ISCA).
[40] Rajat Kateja, Anirudh Badam, Sriram Govindan, Bikash Sharma, and Greg Ganger.
2017. Viyojit: Decoupling battery andDRAM capacities for battery-backedDRAM.
In Proceedings of the 44th International Symposium on Computer Architecture
(ISCA).
[41] Kimberly Keeton. 2017. Memory-Driven Computing. In Proceedings of 15th
USENIX Conference on File and Storage Technologies (FAST).
[42] Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting
phase change memory as a scalable DRAM alternative. In Proceedings of the 36th
International Symposium on Computer Architecture (ISCA).
[43] Yongjun Lee, Jongwon Kim, Hakbeom Jang, Hyunggyun Yang, Jangwoo Kim,
Jinkyu Jeong, and Jae W. Lee. 2015. A fully associative, tagless DRAM cache.
In Proceedings of the 42nd International Symposium on Computer Architecture
(ISCA).
[44] Linley Group. 2015. 3D XPoint fetches data in a flash. Microprocessor Report
(September 2015).
[45] Mengxing Liu, Mingxing Zhang, Kang Chen, Xuehai Qian, Yongwei Wu, Weimin
Zheng, and Jinglei Ren. 2017. DudeTM: Building durable transactions with
decoupling for persistent memory. In Proceedings of the 22nd International Confer-
ence on Architectural Support for Programming Languages and Operating Systems
(ASPLOS-XXII).
[46] Gabriel H. Loh and Mark D. Hill. 2011. Efficiently enabling conventional block
sizes for very large die-stacked DRAM caches. In Proceedings of the 44th Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO).
[47] Pejman Lotfi-Kamran, Boris Grot, Michael Ferdman, Stavros Volos, Yusuf Onur
Koçberber, Javier Picorel, Almutaz Adileh, Djordje Jevdjic, Sachin Idgunji, Emre
Özer, and Babak Falsafi. 2012. Scale-out processors. In Proceedings of the 39th
International Symposium on Computer Architecture (ISCA).
[48] Darsen Lu. 2016. Tutorial on emerging memory devices. Available
at people.oregonstate.edu/~sllu/Micro_MT/presentations/micro16_emerging_
mem_tutorial_darsen.pdf.
[49] Micron Technology Inc. 2014. HybridMemory Cube second generation. Available
at investors.micron.com/releasedetail.cfm?ReleaseID=828028.
[50] Micron Technology Inc. 2018. DDR4 SDRAM datasheets. Available at
www.micron.com/products/dram/ddr4-sdram.
[51] Microsoft. 2016. Open CloudServer OCS V2.1 specification. Available at
www.opencompute.org/wiki/Server/SpecsAndDesigns.
[52] Sanketh Nalli, Swapnil Haria, Mark D. Hill, Michael M. Swift, Haris Volos, and
Kimberly Keeton. 2017. An analysis of persistent memory use with WHISPER.
In Proceedings of the 22nd International Conference on Architectural Support for
Programming Languages and Operating Systems (ASPLOS-XXII).
[53] Stanko Novakovic, Alexandros Daglis, Edouard Bugnion, Babak Falsafi, and Boris
Grot. 2016. The case for RackOut: Scalable data serving using rack-scale systems.
In Proceedings of the 2016 ACM Symposium on Cloud Computing (SOCC).
[54] Open Compute Project. 2017. Open Rack Standard v2.0. Available at
www.opencompute.org/wiki/Open_Rack/SpecsAndDesigns.
[55] PCGamer. 2017. What to expect from the next generation of graphics card
memory. Available at www.pcgamer.com/what-to-expect-from-the-next-
generation-of-graphics-card-memory.
[56] Moinuddin K. Qureshi, Michele Franceschini, and Luis Alfonso Lastras-Montano.
2010. Improving read performance of Phase Change Memories via Write Can-
cellation and Write Pausing. In Proceedings of the 16th IEEE Symposium on High-
Performance Computer Architecture (HPCA).
[57] Moinuddin K. Qureshi, Michele Franceschini, Luis Alfonso Lastras-Montano,
and John P. Karidis. 2010. Morphable memory system: A robust architecture
for exploiting multi-level phase change memories. In Proceedings of the 37th
International Symposium on Computer Architecture (ISCA).
[58] Moinuddin K. Qureshi and Gabriel H. Loh. 2012. Fundamental latency trade-off in
architecting DRAM caches: Outperforming impractical SRAM-tags with a simple
and practical design. In Proceedings of the 45th Annual IEEE/ACM International
Symposium on Microarchitecture (MICRO).
[59] Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009. Scal-
able high performance main memory system using phase-change memory tech-
nology. In Proceedings of the 36th International Symposium on Computer Architec-
ture (ISCA).
[60] Venugopalan Ramasubramanian and Emin Gün Sirer. 2004. Beehive: O(1) Lookup
performance for power-law query distributions in peer-to-peer overlays. In
Proceedings of the 1st Symposium onNetworked Systems Design and Implementation
(NSDI).
[61] Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. 2011. DRAMSim2: A cycle
accurate memory system simulator. Computer Architecture Letters (2011).
[62] Adrian Sampson, Jacob Nelson, Karin Strauss, and Luis Ceze. 2013. Approximate
storage in solid-state memories. In Proceedings of the 46th Annual IEEE/ACM
International Symposium on Microarchitecture (MICRO).
[63] Navin Sharma, Sean Kenneth Barker, David E. Irwin, and Prashant J. Shenoy.
2011. Blink: Managing server clusters on intermittent power. In Proceedings
of the 16th International Conference on Architectural Support for Programming
Languages and Operating Systems (ASPLOS-XVI).
[64] Siva Sivaram. 2016. Storage Class Memory: Learning from 3D NAND. Avail-
able at www.flashmemorysummit.com/English/Collaterals/Proceedings/2016/
20160809_Keynote4_WD_Sivaram.pdf.
[65] SNIA. 2016. NVDIMM - changes are here so what’s next. Available
at www.snia.org/sites/default/files/SSSI/NVDIMM%20-%20Changes%20are%
20Here%20So%20What’s%20Next%20-%20final.pdf.
[66] Avinash Sodani, Roger Gramunt, Jesus Corbal, Ho-Seop Kim, Krishna Vinod,
Sundaram Chinthamani, Steven Hutsell, Rajat Agarwal, and Yen-Chen Liu. 2016.
Knights Landing: Second-generation Intel Xeon Phi product. IEEE Micro (2016).
[67] Milos Stanisavljevic, Haris Pozidis, Aravinthan Athmanathan, Nikolaos Papan-
dreou, Thomas Mittelholzer, and Evangelos Eleftheriou. 2016. Demonstration
of reliable triple-level-cell (TLC) phase-change memory. In Memory Workshop
(IMW), 2016 IEEE 8th International. IEEE.
[68] Jeffrey Stuecheli, Dimitris Kaseridis, David Daly, Hillery C. Hunter, and Lizy K.
John. 2010. The Virtual Write Queue: Coordinating DRAM and last-level cache
policies. In Proceedings of the 37th International Symposium on Computer Archi-
tecture (ISCA).
[69] Kosuke Suzuki and Steven Swanson. 2015. The non-volatile memory technology
database (NVMDB). Technical Report CS2015-1011. Department of Computer Sci-
ence & Engineering, University of California, San Diego. http://nvmdb.ucsd.edu
[70] Tom’s Hardware. 2017. Hot Chips 2017: A closer look at Google’s TPU
v2. Available at www.tomshardware.com/news/tpu-v2-google-machine-
learning, 35370.html.
[71] Stratis Viglas. 2014. Write-limited sorts and joins for persistent memory. PVLDB
(2014).
[72] Stavros Volos, Djordje Jevdjic, Babak Falsafi, and Boris Grot. 2017. Fat caches for
scale-out servers. IEEE Micro (2017).
[73] Stavros Volos, Javier Picorel, Babak Falsafi, and Boris Grot. 2014. BuMP: Bulk
memory access prediction and streaming. In Proceedings of the 47th Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO).
[74] Jue Wang, Xiangyu Dong, and Yuan Xie. 2015. Building and optimizing MRAM-
based commodity memories. ACM Transactions on Architecture and Code Opti-
mization (TACO) (2015).
[75] Thomas F. Wenisch, Roland E. Wunderlich, Michael Ferdman, Anastassia Ail-
amaki, Babak Falsafi, and James C. Hoe. 2006. SimFlex: Statistical sampling of
15
computer system simulation. IEEE Micro (2006).
[76] Mike Wissolik, Darren Zacher, Anthony Torza, and Brandon Da. 2017. Virtex
UltraScale+ HBM FPGA: A revolutionary increase inmemory performance. Xilinx
Whitepaper (2017).
[77] HSP Wong, C Ahn, J Cao, HY Chen, SW Fong, Z Jiang, C Neumann, S Qin, J
Sohn, Y Wu, et al. 2016. Stanford memory trends. Technical Report. Stanford
University.
[78] Computer World. 2016. FAQ: 3D XPoint memory, NAND flash killer or DRAM
replacement? Available at www.computerworld.com/article/3194147/data-
storage/faq-3d-xpoint-memory-nand-flash-killer-or-dram-replacement.html.
[79] Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, and James C. Hoe.
2003. SMARTS: Accelerating microarchitecture simulation via rigorous statis-
tical sampling. In Proceedings of the 30th International Symposium on Computer
Architecture (ISCA).
[80] Cong Xu, Dimin Niu, Naveen Muralimanohar, Norman P Jouppi, and Yuan Xie.
2013. Understanding the trade-offs in multi-level cell ReRAM memory design. In
Proceedings of the 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
IEEE.
[81] HanBin Yoon, JustinMeza, Rachata Ausavarungnirun, Rachael Harding, and Onur
Mutlu. 2012. Row buffer locality aware caching policies for hybrid memories. In
Proceedings of the 30th International IEEE Conference on Computer Design (ICCD).
[82] Vinson Young, Prashant J. Nair, and Moinuddin K. Qureshi. 2017. DICE: Com-
pressing DRAM caches for bandwidth and capacity. In Proceedings of the 44th
International Symposium on Computer Architecture (ISCA).
[83] ZDNet. 2018. Wave Computing close to unveiling its first AI system. Avail-
able at www.zdnet.com/article/wave-computing-close-to-unveiling-its-first-ai-
system.
[84] Charles Zhang. 2015. Mars: A 64-core ARMv8 processor. Hot Chips Symposium.
[85] Lunkai Zhang, Brian Neely, Diana Franklin, Dmitri B. Strukov, Yuan Xie, and
Frederic T. Chong. 2016. Mellow Writes: Extending lifetime in resistive memo-
ries through selective slow write backs. In Proceedings of the 43rd International
Symposium on Computer Architecture (ISCA).
[86] Mingzhe Zhang, Lunkai Zhang, Lei Jiang, Zhiyong Liu, and Frederic T. Chong.
2017. Balancing performance and lifetime of MLC PCM by using a region
retentionmonitor. In Proceedings of the 23rd IEEE Symposium onHigh-Performance
Computer Architecture (HPCA).
[87] Yiying Zhang and Steven Swanson. 2015. A study of application performance
with non-volatile main memory. In Proceedings of the 31st Symposium on Mass
Storage Systems and Technologies (MSST).
[88] Yiying Zhang, Jian Yang, Amirsaman Memaripour, and Steven Swanson. 2015.
Mojim: A reliable and highly-available non-volatile memory system. In Proceed-
ings of the 20th International Conference on Architectural Support for Programming
Languages and Operating Systems (ASPLOS-XX).
[89] Jishen Zhao, Onur Mutlu, and Yuan Xie. 2014. FIRM: Fair and high-performance
memory control for persistent memory systems. In Proceedings of the 47th Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO).
[90] Yanqi Zhou, Ramnatthan Alagappan, Amirsaman Memaripour, and Anirudh
Badam David Wentzlaff. 2017. HNVM: Hybrid nvm enabled datacenter design and
optimization. Technical Report MSR-TR-2017-8. Microsoft Research.
16
